

Filed by Express Mail
(Receipt No. 495227404945)
on 11/19/2003
pursuant to 37 C.F.R. 1.10.
by SKR

TITLE OF THE INVENTION

DATA TRANSMISSION APPARATUS AND DATA TRANSMISSION
METHOD

5 BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates generally to a data
transmission apparatus and a data transmission method, and
particularly to a data transmission apparatus or a data
10 transmission method implemented in a power line carrier
(PLC) communication modem and the like for realizing high
speed data communication using a power line, wherein the
transmitted data can be received with high accuracy even
when the input signal has a wide dynamic range.

15 2. Description of the Related Art

FIG.1 shows an exemplary configuration of a PLC
communication system. In this drawing, the power line
consists of a 6.6 kV high voltage power distribution line
9-2 arranged between a power distribution substation 9-1
20 and a pole transformer 9-3, a 100V/200V low voltage power
distribution line 9-4 arranged between the pole transformer
9-3 and a house 9-6, and an incoming line 9-5.

In this PLC communication system, optical fibers are
provided between the access node 9-11 of the power
25 distribution substation 9-1 and the modem provided in the
pole transformer 9-3, along with the above high voltage
power distribution line 9-2, so that data transmission by
optical signals is made possible within this region. Also,
data transmission is possible in between the pole
30 transformer 9-3 and a modem plugged into an outlet in the
house 9-6 via the 100V/200V low voltage distribution line
9-4, the incoming line 9-5, and interior wiring 9-7.

However, many home appliances are connected to the
above low voltage distribution line 9-4, the incoming line
35 9-5, and the interior wiring 9-7, and the power switches
and inverter circuits of the above home appliances emit
random noise, which can potentially degrade the

communication quality of the above-described data transmission. Thus, technologies for countering the above problem are being developed in order to enable better data transmission in a PLC communication system. For example,
5 data transmission may be performed using communication techniques that are known to be resistant to noise such as the FM modulation technique, the FSK modulation technique, the PSK modulation technique, or the spread spectrum technique. Also, communication may be established by
10 introducing the multi-carrier modulation technique, the OFDM (Orthogonal Frequency Division Multiplexing) technique, or the like so that carrier bands with high noise levels can be avoided.

On the other hand, in this PLC communication system,
15 the electromagnetic fields due to radiation leakage from the power lines that carry the signals may influence other communications and broadcast media. In particular, the power lines of the PLC communication system may generate noise that debilitates receivers of shortwave broadcasts
20 in receiving clear shortwave broadcasts.

As a measure for reducing the influence of noise and the like on other communications due to the radiation-leakage electromagnetic fields, a technology for reducing the transmission level in the power line carriage
25 has been contemplated. However, when the transmission level is reduced in the power line carriage communication, the communication quality is significantly degraded in the power line carriage due to noise and the like emitted from the power switches and inverter circuits of home appliances
30 as described above.

FIG.2A shows an exemplary state of a signal received at the modem implemented in the pole transformer 9-3 via the low voltage power distribution line 9-4 in the PLC communication system of FIG.1. The received signal is a
35 superimposition of the data transmission signal RS with a small amplitude on a noise level RN with a large amplitude.

To properly extract transmission data from the

above-described received signal, the composite signal of the noise level R_N and the received signal R_S must be input to an A/D converter (ADC) over the entire range of amplitude R_{IN} . Then, the digitalized signal is processed by a digital
5 signal processor (DSP), as shown in FIG.2B.

However, the amplitude R_{IN} of the composite signal is large and thus, no A/D converter currently manufactured is capable of handling such a large dynamic range (over 130dB). Thus, it is quite difficult to realize a circuit
10 that is capable of directly taking in the signal received via the power line.

FIG.3 illustrates one technique to solve the above-described problem concerning the dynamic range of the input signal. Herein, a gain controller (GC) is provided
15 before the A/D converter (ADC) and the amplitude of the input signal is attenuated by the gain controller (GC) so as to conform to the dynamic range of the A/D converter (ADC). According to this configuration, a receiving circuit can be realized using a general-purpose A/D converter (ADC).

20 However, if the gain controller (GC) is used to attenuate the amplitude of the input signal, the amplitude of the data transmission signal R_S containing the transmission data is also attenuated. Thus, the precision of transmission data detection is degraded, thereby causing
25 the degradation of reception characteristics.

As an alternative proposal for solving the above problem concerning the dynamic range when using the general-purpose A/D converter (ADC), the use of an A/D converter of the over sampling type is contemplated.
30 However, in a simple over sampling method, it is still difficult to realize satisfactory performance in reception signal detection.

SUMMARY OF THE INVENTION

35 The present invention has been developed in response to the above-described problems of the related art and its object is to provide a data transmission method that enables

precise data regeneration from an input signal that has a large noise amplitude using an A/D converter that has a relatively narrow dynamic range.

5 To this end, in the present invention, a spread spectrum process is performed through multiplication of an input signal by a PN sequence, and the signal obtained from the spread spectrum process is digitally converted by an analog-to-digital conversion process. Further, an inverse spread spectrum process of the above spread
10 spectrum process is performed through multiplication of the digitally converted signal by the same PN sequence.

By incorporating the spread spectrum process into the analog-to-digital conversion process, the precision of the analog-to-digital conversion process can be substantially
15 improved. Thereby, transmission data contained in the input signal can be regenerated with precision as a digital signal using a general-purpose A/D converter that has a relatively narrow dynamic range.

20 BRIEF DESCRIPTION OF THE DRAWINGS

FIG.1 is a diagram for illustrating a configuration of a power line carrier communication system in which an embodiment of the present invention can be implemented;

25 FIGS.2A and 2B illustrate the object of the power line carrier communication system of FIG.1;

FIG.3 is a block diagram for illustrating a modem configuration as an exemplary data transmission apparatus of the conventional art that can be used in the power line carrier communication system of FIG.1;

30 FIG.4 is a block diagram for illustrating a circuit configuration of a modem as a data transmission apparatus according to an embodiment of the present invention;

FIG.5 is a circuit block diagram for illustrating an internal configuration of the A/D conversion circuit of
35 FIG.4;

FIGS.6A-6F illustrate the transformation of signal waveforms in the circuit configuration of FIG.5;

FIGS. 7A-7E are diagrams of waveforms for illustrating the effects of the embodiment of the present invention (part 1);

5 FIGS. 8A-8C are diagrams of waveforms for illustrating the effects of the embodiment of the present invention (part 2);

FIGS. 9A and 9B are further detailed illustrations of an exemplary application of the present invention; and

10 FIG. 10 is a block diagram showing a circuit configuration of a modem as a data transmission apparatus according to another embodiment of the present invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

15 FIG. 4 shows an exemplary configuration of the modem implemented at the pole transformer 9-3 or at the terminating portion of the internal wiring 9-7 in the house 9-6 of FIG. 1, as a data transmission apparatus according to an embodiment of the present invention. In this drawing, a scrambler (SCR, S/P) 11 performs a scramble process on
20 a transmitted signal (SD), and also converts this signal from a serial signal to a parallel signal, the resulting signal being sent to a vector summation circuit (G/N, SUM) 12.

The vector summation circuit 12 converts the input
25 parallel signal having a grey binary code (G) into a signal with a natural binary code (N), and computes a vector component summation, which is a counterpart process performed by a vector differential circuit (DIF, N/G) 29 for phase detection at the receiving side. Then, the
30 resulting signal is sent to a signal point generator 13.

The signal point generator 13 divides the input transmitted data into multiple portions, each having predetermined number of bits, based on predetermined modulation block units, and generates one signal point for
35 each portion corresponding to the number of bits. Then a zero point signal is inserted into the transmitted signal made up of these signal points by a zero point inserter 14.

Then a waveform is shaped by a roll off filter (ROF1) 15 in accordance with the limitations on the available frequency band in the power line carrier communication. Further, the transmitted signal is modulated by a
5 modulation circuit (MOD) 16, and converted from a digital signal to an analog signal by a D/A conversion circuit (D/A) 17. Then, a low frequency signal component covering the frequency band of the power line carrier wave is extracted by a low pass filter (LPF) 18, and this is sent onto a
10 transmission line TX-line.

The transmitted signal sent via the transmission line TX-line is received by a counterpart modem (e.g. the modem implemented at the terminating portion of the internal wiring 9-7 in the house 9-6 as a counterpart of the modem
15 implemented at the pole transformer 9-3 of FIG.1) through a receiving line RX-line and a band pass filter (BPF) 21 extracts only a predetermined frequency band component therefrom. The resulting signal is then converted back to a digital signal by an A/D conversion circuit (A/D) 22.

20 This digitalized signal is converted into a base band signal by a demodulation circuit (DEM) 23 and the waveform is shaped by a roll off filter (ROF2) 24. Then the output signal is sent to a VCXO (Voltage Controlled Crystal Oscillator) type phase lock loop circuit (PLL-VCXO) 31.

25 The VCXO type phase lock loop circuit 31 extracts the phases of the zero points in the signal and supplies the phases of these zero points as a sampling timing signal to the A/D conversion circuit (A/D) 22 and a clock (RX-CLK) distribution part 32.

30 Also, the output signal of the roll off filter (ROF2) 24 of the reception side goes through a zero point deletion part 25 where the zero points in the signal are deleted. Then an automatic gain controller (AGC) 26 controls the signal gain at a predetermined level and an automatic
35 carrier phase controller (CAPC) 27 performs phase adjustment on the signal. Further, a determination circuit (DEC) 28 determines the reception signal and the

determination result is output to the vector component differential circuit (DIF, N/G) 29.

5 The vector differential circuit (DIF, N/G) 29 computes a vector difference for the signal containing the natural binary code sent from the vector summation circuit (G/N, SUM) 12 of the transmission side, which is an inverse process of the computation performed by the vector summation circuit (G/N, SUM) 12. Then the signal is converted back to a signal with a grey binary code (G), and
10 sent to a descrambler (P/S, DSCR) 31. The descrambler 31 converts this parallel grey code signal to a serial signal and performs a descramble process to obtain received data (RD).

Also, on the transmission side, a transmission clock
15 distribution circuit (TX-CLK) 19 distributes a transmission clock signal to the zero point insertion part 14, the D/A converter (D/A) 17, and other transmission circuits. On the reception side, the reception clock (RX-CLK) distribution part 32 extracts a reception clock
20 signal from the VCXO type phase lock loop circuit (PLL-VCXO) 31 and distributes this reception clock signal to the zero point deletion part 25 and other reception circuits.

Note that the reception clock (RX-CLK) distribution part 32 is merely a passage way for the sampling timing
25 signal indicating the phase of the zero points extracted from the VCXO type phase lock loop circuit (PLL-VCXO) 31, and this signal is simply a symbolic timing signal.

FIG.5 is a block diagram showing an internal circuit configuration of the A/D conversion circuit 22 of the
30 reception side shown in FIG.4. In this circuit diagram, the input signal that has undergone the frequency band limitation process at the band pass filter 21 has a waveform as shown in FIG.2A, for example. Then at a gain control circuit 51, the amplitude of the input signal is attenuated
35 so as to conform to the dynamic range of the A/D converter 54. Then, this signal is multiplied by a predetermined PN (pseudonoise) sequence supplied by a PN sequence generator

57 at a multiplier 52, and a spread spectrum process is performed by high speed sampling.

Herein, the term 'PN sequence' is used as a general term for referring to the spreading codes by which a signal
5 for modulation is multiplied in the spread spectrum process. The spreading codes may be, for example, M sequence codes, Gold sequence codes, Wavelet sequence codes, Hadamard sequence codes, etc.

Also, in order to improve the resolution of the A/D
10 converter 54, a PN sequence with a large number of chips needs to be multiplied. Thus, the spread spectrum process by the multiplier 52 involves high speed sampling.

Next, after excessive high frequency components are removed at a low pass filter 53, the signal is input to the
15 A/D converter 54 where an analog-to-digital conversion is performed. This process also involves high speed sampling so that the resolution of the A/D converter 54 can be improved (however, with a low bit rate).

Then, an inverse spread spectrum process is performed
20 at a multiplier 55 by multiplying the input signal by the same PN sequence supplied from the PN sequence generator 57. The multiplication in this spread spectrum process is performed using multi-chip PN sequences as in the multiplier 52. Thus, the inverse spread spectrum process
25 also involves high speed sampling (however, with a low bit rate).

As a result, a digitalized reception signal is obtained. High frequency components are further removed from this digitalized signal at a low pass filter 56, and
30 the resulting output is supplied to the demodulator 23 shown in FIG.4. By performing a low speed sampling process in the subsequent digital signal processing steps, the desired high bit rate signal can be obtained.

FIGS.6A-6F show the changes in the waveform of the
35 signal at each point in the circuit configuration of FIG.5. Namely, an analog input signal $a(t)$ made up of a reception signal superimposed on a noise signal as shown in FIG.6B

is multiplied by a PN sequence $c(t)$ shown in FIG.6C at a multiplier 52. The resulting analog signal $a(t)*c(t)$ goes through the low pass filter 53 and is digitally converted at the A/D converter 54 to obtain a digital signal $a(t)*c(t)*A/D$. Then the PN sequence $c(t)$ is multiplied to obtain a digital signal as follows:

$$\begin{aligned} & a(t)*c(t)*A/D*c(t) \\ & =a(t)*A/D*c(t)*c(t) \\ & =a(t)*A/D \end{aligned}$$

Thus, the digitalized signal $a(t)*A/D$ corresponding to the input analog signal $a(t)$ can be obtained.

In the following, a calculation method for obtaining a PN sequence number of the PN sequence that is to be used in the multiplication of the input signal at the multipliers 52 and 55 is described. Hereinafter, the 'PN sequence number' refers to the number of chips in each cycle of the PN sequence. In the following let it be assumed that when a dynamic range of 130 (dB) is required in digitally converting an input signal of the A/D conversion circuit 22 of FIG.5 at a predetermined precision level, the number of bits required in detecting the entire range is 22 bits. The PN sequence number required in order to secure bits over 22 is 65,535 as shown in the following table chart 1.

Table Chart 1

PN sequence number (N_{PN})	Number of bits in ADC	Increased number of bits (n) in ADC	Total number of bits
31	14	2.5	16.5
63	14	3	17
127	14	3.5	17.5
255	14	4	18
511	14	4.5	18.5

1023	14	5	19
2047	14	5.5	19.5
4095	14	6	20
8191	14	6.5	20.5
16383	14	7	21
32767	14	7.5	21.5
65535	14	8	22

In the following, an explanation of the underlying principles of the above calculation method is given. First, the S/N ratio from the multiplication of the PN sequence number N_{PN} of the PN sequence, namely the resolution, increases in accordance with the formula (publicly-known) below:

$$S/N = 10 \log N_{PN}$$

10

Also, the increase in the S/N ratio by the multiplication of the PN sequence produces effects the are equivalent to a substantial improvement in the resolution (increase in number of bits) of the A/D converter 54 shown in FIG.5 by a value n in the formula (publicly-known) below:

15

$$S/N = 10 \log N_{PN} = 6.02 \times n + 1.76$$
$$n = (10 \log N_{PN} - 1.76) / 6.02$$

That is, the final resolution obtained by the multiplication of the PN sequence can be calculated from the formula below:

20

Number of bits in ADC + increased number of bits (n) =
total number of bits

25

Referring back to the table chart 1, in order to obtain a resolution of 22 bits in detecting reception data from an input signal requiring a dynamic range of 130 dB at a

predetermined precision level, the resolution of the A/D converter 54 needs to be increased by 8 bits from the original resolution of 14 bits. Thus, the bottom column in the table chart 1 is used and the multiplication needs
5 to be performed using the PN sequence with the PN sequence number 65,535 at each of the multipliers 52 and 55.

The mechanism for improving the resolution of the A/D converter 54 in the embodiment of the present invention is described in further detail with reference to FIGS. 7A-7E
10 and FIGS. 8A-8C. FIG. 7A corresponds to the input waveform shown in FIG. 6B; FIG. 7B corresponds to the PN sequence waveform shown in FIG. 6C; FIG. 7C corresponds to the signal waveform after the PN sequence multiplication process shown in FIG. 6D; FIG. 7D shows the sampling timing in the A/D
15 converter 54; and FIG. 7E corresponds to the signal extracted at the A/D converter 54 as shown in FIG. 6E.

On the other hand, FIGS. 8A-8C show exemplary signal waveforms in the conventional art where the spread spectrum process using the PN sequence is not implemented. Herein,
20 FIG. 8A shows the same original signal as that in FIG. 7A; FIG. 8B shows the sampling timing of a conventional A/D converter; and FIG. 8C shows the waveform extracted at the A/D converter.

As can be discerned from these drawings, in the
25 embodiment of the present invention, the input waveform is multiplied by the PN sequence and the sampling timing of the A/D converter 54 is also increased corresponding to the multiplication result. Herein, it is assumed that the sampling timing of the conventional A/D converter is the
30 same as the bit rate of the PN sequence used in the present embodiment. Further, in this case the PN sequence number of the PN sequence is the number of chips in each cycle of the PN sequence. Thereby, it is assumed that by the multiplication of the PN sequence, the new bit rate will
35 be the product of the bit rate of the original signal by the PN sequence number.

In turn, the sampling timing of the A/D converter,

that is, the sampling rate, is also increased by a multiplying number that is equivalent to the PN sequence number, the rate of improvement in the bit rate. As a result, it is possible to substantially improve the resolution of signal extraction by the A/D converter 54. That is, in a case according to the table chart 1, if the sampling rate of the original A/D converter is 1 MHz and a PN sequence number 31 of the PN sequence is multiplied (refer to the top column in the table chart 1), the sampling rate of the A/D converter 54 is also multiplied by 31 to obtain a sampling rate of 31 MHz. As a result, the frequency of the PN sequence used in the multiplication at the multiplier 52, namely, the pitch rate, and the sampling rate of the A/D converter 54 will both be 31 MHz.

Consequently, as shown in FIG.7D, sampling by the A/D converter 54 is performed at a timing identical to the oscillation timing of the original signal that is oscillated in both positive and negative directions as a result of the multiplication using the PN sequence. In this way, a highly precise signal extraction is possible by the A/D converter 54.

In the following, the underlying principles of the above formula are described. First, the formula

$$S/N=10 \log N_{PN}$$

is based on a basic formula regarding the transmission quantity as follows:

$$S/N=10 \log (P_s/P_N)$$

In the above formula, P_N and P_s represent the signal power and the noise power, respectively. The underlying principles of this formula are explained, for example, in Decibels—Handling Transmission Levels, Sakai and Suwa, Nikkan Kogyo Shimbun, LTD.

Also, in the following, the reason why the ratio of

the signal power to the noise power (S/N) is equal to the PN sequence number N_{PN} is explained. In general, quantized noise, which is the determining factor of the S/N ratio of the A/D converter, is proportional to the sampling frequency of the A/D converter. Thus, for example, by doubling the sampling frequency of the A/D converter, the S/N ratio can be improved by 3 dB. The specific details concerning this matter can be found in, for example, Introduction to A/D Converters, Yoneyama, Ohmsha, Ltd.

By substituting values into the above formula, the following can be obtained:

$$S/N = 10 \log(P_s / (P_N / 2)) = 10 \log 2 = 3 \text{ (dB)}$$

Accordingly, in the above formula, P_s / P_N , as the improvement rate of the S/N ratio, can be replaced by the ratio of the sampling frequencies (sampling rates before and after the multiplication) in the A/D converter. Further, by equalizing the PN sequence number to the ratio of the sampling frequencies (increase rate), which is the improvement rate in the A/D converter 54, the formula

$$S/N = 10 \log N_{PN}$$

can be obtained.

Also, the formula $S/N = 10 \log N_{PN} = 6.02 \times n + 1.76$ is based on a basic formula of the S/N ratio concerning quantization:

$$S/N = 20 \log 2^n \cdot \sqrt{3/2} = 6.02 \times n + 1.76$$

The underlying principles of this formula are explained in, for example, PMC Communication Technology, Kaneko, Sangyo Shuppan, Ltd.

Thus, according to the embodiment of the present invention, the resolution of the A/D converter 54 can be substantially improved by performing a spread spectrum process wherein high speed sampling is performed on the

input signals in the A/D conversion circuit 22. As a result, a data transmission apparatus that prevents the degradation of reception signal detection performance is realized.

5 In the following, the advantages of the present embodiment are described in further detail.

As a technique for enabling the use of a general-purpose A/D converter with a dynamic range that does not directly conform to the high amplitude of the input signal, a gain controller has conventionally been
10 implemented before the general-purpose A/D converter so as to attenuate the signal amplitude. However, in this case, the resolution of the general-purpose A/D converter is only 14 bits, this being obtained by the formula below:

15
$$\text{Resolution} = \text{FSR} / 2^{14} = \text{FSR} / 16384$$

Herein, FRS stands for 'full scale range'.

On the other hand, in the embodiment of the present invention, multiplication by the PN sequence having the PN
20 sequence number 65,535 is performed, thereby realizing a performance substantially equivalent to the performance of a conventional A/D converter with a resolution of 22 bits using the same general-purpose A/D converter with the resolution of 14 bits. The resolution of the A/D converter
25 in this case is obtained from the following formula:

$$\text{Resolution} = \text{FSR} / 2^{22} = \text{FSR} / 4194404$$

Thus, a resolution that is 256 times ($=4,194,404/16,384$)
30 the resolution in the conventional technique can be realized.

FIGS.9A and 9B illustrate a more generalized system in which the embodiment of the present invention can be implemented. The modem functioning as the data
35 transmission apparatus of the present embodiment corresponds to a power line carrier modem, which is the terminal portion of the power line carrier communication

system realized by power lines as shown in FIG.9A.

Further, the power line carrier modem according to this embodiment is characterized by an A/D conversion circuit portion indicated by hatched lines in FIG.9B. This
5 A/D conversion circuit may have the configuration of the A/D conversion circuit 22 shown in FIG.5 wherein a general-purpose A/D converter 54 is used to perform high speed sampling using a PN sequence in a spread spectrum process. In this way, the resolution in the A/D conversion
10 can be effectively improved, and as a result, a data transmission apparatus that is capable of accurately detecting transmission data can be realized in a power line carrier communication system, which is generally considered to have a high noise ratio.

FIG.10 is a block diagram showing a circuit configuration of a data transmission apparatus according to another embodiment of the present invention. This data transmission apparatus may correspond to the modem shown in FIG.9B. In FIG.10, the input signal received via the
15 power line is supplied to a spread spectrum modulation part 154 via a coupling part 151 that extracts the signal carried by the power carrier line, a receiving part 152 that extracts the desired signal components, and a gain controller 153 that controls the amplitude of the signal.
20 At the spread spectrum modulation part 154, the input signal is multiplied by the PN sequence to perform the spread spectrum modulation. A spreading code generation part 159 generates the PN sequence and supplies this to the spread spectrum modulation part 154.

Next, the above modulated signal goes through a low
30 pass filter 155 where unnecessary high frequency components are removed, after which the signal is converted into a digital signal at an A/D converter 156. Then, at a spread spectrum demodulation part 157, the same PN sequence is
35 multiplied to perform despreading. A spreading code generation part 160 generates the PN sequence and supplies this to the spread spectrum demodulation part 157.

Subsequently, unnecessary high frequency components are removed at a low pass filter 158, and a predetermined signal process is performed on the digital signal at a digital signal processing part 142 so as to regenerate the signal into the original signal. Then, interface processing for other networks is performed at an interface part 141 after which the regenerated signal is output.

On the other hand, signals received via other networks undergo a predetermined interface process at the interface part 141, after which a predetermined process is performed at the digital signal processing part 142. Then, the digital signal is converted into an analog signal at a D/A converter 143. Next, this analog signal passes through a low pass filter 144 where unnecessary high frequency components are removed, after which the amplitude of this signal is adjusted at a gain controller 145. Then, the amplitude of the signal is increased at a drive part 146 and the resulting signal is sent to the coupling part 151 for transmission via the power line.

In the circuit configuration of FIG.10, the gain controller 153, the spread modulation part 154, the low pass filter 155, A/D converter 156, the spread demodulation part 157, the low pass filter 158, and the spreading code generation parts 159 and 160 correspond to the gain controller 51, the multiplier 52, the low pass filter 53, the A/D converter 54, the multiplier 55, the low pass filter 56 and the PN sequence generation part 57, respectively, and identical processes are performed in each of the corresponding parts.

It should be noted that the present invention is not limited to the above mentioned embodiments and various modifications can be made so long as the basic principles of the present invention are respected.

In the present invention, by incorporating a spread spectrum process in the analog-to-digital conversion process in the manner described above, the performance of the analog-to-digital conversion can be substantially

improved. Thereby, transmission data contained in an input signal can be accurately regenerated as a digital signal even with a general-purpose A/D converter having a relatively narrow dynamic range.

5 This patent application is based on and claims the benefit of the earlier filing date of Japanese patent application No. 2002-243578 filed August 23, 2002, the entire contents of which are hereby incorporated by reference.

10